

JUC FILE COPY!

LEVEL



Telephonics

15 N62269-76-C-\$394

1977

PHASE I REPORT
RECOMMENDED DESIGN APPROACH
OF

GENERAL PURPOSE MULTIPLEX SYSTEM (GPMS)
ADVANCED DEVELOPMENT MODEL.

Phase I Report.

11/1977

(2) 151p.

DDC
PRESENTER

JUL 12 1978


PREPARED BY TELEPHONICS
FOR
U.S. NAVAL AIR DEVELOPMENT CENTER
WARMINSTER, PA.

DISTRIBUTION STATEMENT A


Approved for public releases
Distribution Unlimited

# GPMS ADVANCED DEVELOPMENT MODEL RECOMMENDED DESIGN APPROACH

CONTRACT #N62269-76-C-0394 NAVAL AIR DEVELOPMENT CENTER WARMINSTER, PA.



ACCESSION for RTIS DOG	White Section	80
JUSTIFICATION	Per Let	15/
on	114	
DISTRIBUTION	M/AVAILABILITY C	
	AVAIL. and/or SP	ECIA
Dist.	1	



### TABLE OF CONTENTS

n	SEC.	TITLE	PAGI
1	-	INTRODUCTION	7
	1.0	PROGRAM OVERVIEW	8
**	1',1	HISTORY	9
Bearing 1	1.2	GOALS	11
	1.3	CONSTRAINTS	12
	2.0	DESIGN OVERVIEW	13
	2.1	SYSTEM & TERMINAL BLOCK DIAGRAMS	14
	2.2	MECHANICAL LAYOUTS	15
	2.3	T/A PARTITIONING	16
	3.0	DETAIL DISCUSSION	17
П	3.1	DESIGN CONSIDERATIONS	18
	3.1.1	DESIGN GOALS	19
	3.1.2	GPMS DESIGN APPROACH	20
П	3.1.3	BLOCKING VS NON-BLOCKING	21
	3.1.4	MODULAR APPROACH	22
	3.1.5	USE OF LSI	24
	3.1.6	SEM	25
	3.2	THEORY OF OPERATION	27
	3.2.1	BUS CONTROL UNIT (BCU)	28
	3.2.2	MULTIPLEX TERMINAL (MT)	28

	SEC.	TITLE	PAGE
	3.3	IM DESIGN	34
	3.3.1	STANDARD DT/IM INTERFACE	35
	3.3.2	DEFINITION OF 6 IM's	39
	3.4	SOFTWARE REQUIREMENTS	47
	3.4.1	INTERNAL PROCESSOR	48
	3.4.2	SUPPORT	49
	3.5	BIT	50
	3.6	P.S. DESIGN	53
	3.6.1	ALLOCATION PER MODULE	55
	3.6.2	CENTRAL VS DISTRIBUTED	56
	3.6.3	270 VOLTS D.C.	57
I	3.7	MECHANICAL PACKAGING DESIGN	58
	3.7.1	BOX DESIGN	59
1	3.7.2	P.C. CARD CONFIGURATION	61
Ī	3.7.3	WEIGHT ESTIMATE	62
I	3.7.4	THERMAL CONSIDERATIONS	62
	4.0	RELIABILITY & MAINTAINABILITY	66
	4.1	MTBF	67
	4.2	PART DERATING GUIDE	71
	4.3	SAFETY CHECK LIST	75
-	4.4	MAINTENANCE CONCEPT	80

SEC.	TITLE	PAGI
5.0	TEST & SUPPORT	81
6.0	RECOMMENDATIONS	83
6.1	TEST/CONTROL PANEL	84
6.2	INCORPORATE BCU FUNCTION IN MT	84

## LIST OF APPENDICES

NO.

1

2

3

TITLE	PAGI
DRAWING PACKAGE	85
THERMAL ANALYSIS	86
TITISTRATIONS	87

#### LIST OF ILLUSTRATIONS

П	FIG. NO.	TITLE
-	1	GENERAL PURPOSE MULTIPLEX SYSTEM
Ti	2	GENERAL PURPOSE MULTIPLEX TERMINAL
L	3	2/4 FORT BLOCKING DATA TERMINAL
	4	2/4 PORT NON BLOCKING DATA TERMINAL
П	5	BUS CONTROL UNIT
Li.	6	8 BIT PORT
	7	8 BIT ONL/OFL PROC.
n	8	CENTRAL TIMING & MEMORY
U	9	CENTRAL A/D
	10	ANALOG IM
H	11	S/D IM
U	12	UHF - SER (DATA) IM
	13	SOSTEL IM
П	14	TACAN IM
U	15	UHF DISCRETE IM
	16	TYPICAL ONL PROGRAM MODULE
	17	TYPICAL MICRO & MACRO PROGRAM FLOW CHARTS
1	18	POWER SUPPLY
	19	*FAILURE RATES
	20	TELEPHONICS/TEST SET-UP
	21	PROPOSED ADM SUPPORT EQUIPMENT
	22	ADM TERMINAL uP AS A BCU/ONL/OFL

\* In Text

#### INTRODUCTION

This document describes the Telephonics design approach for the Advanced Development Model of the GPMS Multiplex Terminal (MT). It summarizes and describes the results of the System Definition Phase (Phase A) of the job and represents the information presented and the decisions agreed to at the Design Briefing. The held at Telephonics on 11/21/77 and 11/22/77.

The "GPMS Recommended Design Approach" is submitted in accordance with the GPMS SOW and Data Item #UDI-S-90505.

SECTION 1.0

PROGRAM OVERVIEW

# 1.1 HISTORY

The evolution of the GPMS design is summarized in the

following chart:

GPMS - X	GPMS - II	GPMS ADM
• 3 Data Terminals	3 Polling Terminals	• 1 MUX Terminal
• 1 ccu	• 2 ccu's	• 1 CCU
• 2 "IM's" per DT	• 8 M's	• 6 IM's
• 4 IM address capacity	• 1.6 IM address capacity	• 16 IM address capacity
• 2 data busses (Ports)	• 4 data busses (Ports)	• 4 busses (Ports)
• 1 control bus	• No separate control bus	<ul> <li>No separate control channel</li> </ul>
• Blocking	• Non-blocking	• Non-blocking
• Hard-wired "processing"	<ul> <li>Special purpose ONL and general purpose OFL (two languages).</li> </ul>	<ul> <li>Same general purpose machine for ONL &amp; OFL (software allocates tasks).</li> </ul>
• No standard DT//IM interface	<ul> <li>Standard DT/IM interface</li> </ul>	• Standard DT/IM interface
• Lab environment	• Lab environment	<ul> <li>Flightworthy Design/fab.</li> </ul>
<ul> <li>Polling Contention only</li> </ul>	• P.C./1553A compatible	<ul> <li>Environmentally qualified</li> </ul>
<ul> <li>New peripheral requires hardware changes in</li> </ul>	<ul> <li>New peripheral requires software changes in both</li> </ul>	• PC/1553A compatible
"front end" logic. New IM.	ONL and OFL. NO hard- ware mods other than new	<ul> <li>New peripheral requires change in OFL software only.</li> </ul>
<ul> <li>Dedicated IM Card Slots.</li> </ul>	IM.	No hardware mods other than new IM.
	• Olitversar Iri Card Stors.	• Universal IM Card Slots.

#### 1.2 GOALS

The goals of the ADM program are listed below. They are the result of both customer requirements and Telephonics system analysis of desirable and/or essential features.

- FLIGHTWORTHY, QUALIFIED TERMINAL DESIGN
- GPMS & 1553A COMPATIBLE
- PER MIL-G-85013(AS), PRELIMINARY
- \* MODULAR DESIGN
- \* NON-BLOCKING CAPABILITY
- \* 4 PORTS
- \* 270V D.C. PRIMARY POWER
- \* STAND-ALONE DT OPERATION
  - \* RESULT OF SYSTEM ANALYSIS

#### 1.3 CONSTRAINTS

The external constraints imposed upon the ADM design are listed below.

- "MINIMUM" SIZE, WEIGHT, POWER
- MIL-STD-883 & MIL-S-19500 FOR ELECTRONIC COMPONENTS \*
- FLIGHTWORTHY DESIGN (QUAL TEST PER MIL-STD-810C):
  - TEMP/ALT: METHOD 504.1, PROC. I, CAT. 6 (-62°C to +95°C; SL to 70,000 FT.)
  - SHOCK: METHOD 516.2; PROC. III, FIG. 516.2-1 (CRASH SAFETY FOR FLIGHT VEHICLE EQUIPMENT)
  - VIBRATION: METHOD 514.2, FIG. 514.2-2 (AS MOD IFIED BY SOW)
- EMI PER MIL-STD-461: ME THOD RS03 (AS MODIFIED BY SOW)
  - \* WHERE FEASIBLE

SECTION 2.0

DESIGN OVERVIEW

#### 2.1 SYSTEM & TERMINAL BLOCK DIAGRAMS

A typical GPMS system configuration is shown in figure

1, and a terminal (MT) block diagram in figure 2.

#### 2.2 MECHANICAL LAYOUTS

A layout of the ADM MT box and a typical PC card are attached as part of Appendix 1.

#### 2.3 TEMP/ALT PARTITIONING

Thermal analysis (see sec. 3.7.4) indicates the necessity for the following operating schedule.

#### 2.3.1 SL TO 35,000 FEET

- a) No external cooling air required.
- b) Fan circulates air at cabin ambient.
  - c) Fan is outside basic box envelope.
  - d) Typical of IAMPS helicopter and A7 operation.

#### 2.3.2 35,000 TO 70,000 FEET

- a) External cooling air @ 3.4 lbs/min/KW required.
- b) Typical of F18 and B1 operation.

#### 2.3.3 QUALIFICATION TESTING PER ABOVE PARTITIONING

- a) For tests up to and including 35,000 feet chamber air is circulated by fan.
- b) For tests from 35,000 through 70,000 feet conditioned air is piped to the unit in the chamber.

SECTION 3.0

DETAIL DISCUSSION

SECTION 3.1

DESIGN CONSIDERATIONS

#### 3.1.1 DESIGN GOALS

- GPMS should be partitioned into 3 inique functional modules.
- GPMS partitioning should lead to a set of "modular" building blocks.
- GPMS should have the capability to meet present as well as future system requirements.
- Changes in future system requirements should be accomplished by reprogramming of the protocol routines rather than hardware changes.
- One unique design should be simultaneously capable of operating in Polling Contention, Command Response and Bus Control Interface Unit Modes.
- GPMS partitioning should allow implementation of Blocking or Non-Blocking system configurations.
- GPMS Modules should be capable of operation in Remote Terminal or "stand alone" (smart peripheral) applications.
- GPMS Modules should be capable of implementing the
   Cable Control Unit (CCU) for Polling Contention systems.

#### 3.1.2 GPMS DESIGN APPROACH

- GPMS has been partitioned into 3 unique modules.
- The system-analysis and resulting redesign effort on the GPMS has resulted in three modules which form a basic set of system building blocks.
- The modules are capable of operation as part of a Remote Terminal or as a "stand alone" unit.
- The modules have firmware programmable protocol routines.
- Future changes to MIL-STD-1553 or MIL-G-85013 (AS)
   will be accommodated by reprogramming the ONL Module.
   No hardware redesign is required.
- The GPMS system accommodates imminent changes to MIL-STD-1553A such as Broadcast mode and the acceptreject status word for Dynamic Bus Allocation.
- The Port module can be used as the "front end" of the
   Cable Control Unit (CCU) for Polling Contention systems.

#### 3.1.3 BLOCKING VS. NON BLOCKING OPERATION

#### A. BLOCKING TERMINAL DEFINITION

In a multi data bus system, the remote terminal shall transmit and receive messages on only one data bus at a time. If the remote terminal receives a valid command word on a previously unused data bus, it shall immediately terminate operation on the current data bus and respond to the command on the new data bus. Communication will continue on this data bus until a valid command word is received on another data bus or until completion.

#### B. NON BLOCKING TERMINAL DEFINITION

In a multi data bus system, the remote terminal shall transmit and receive messages on all data busses (up to a maximum of four) simultaneously. Each data bus shall be capable of responding to valid command words and transmitting and receiving messages irrespective of data traffic on the other data busses communicating with the remote terminal.

#### C. ANALYSIS

The GPMS-ADM design is modular, and therefore, capable of operation in either the blocking or non-blocking mode. Considerable savings in size and weight can be realized by utilizing the blocking, rather than the non-blocking configuration. It is not necessary to make the design conform to either exclusively since both are available via the modular design.

#### 3.1.4 MODULAR SYSTEM APPROACH

Based on system functional requirements, appropriate tradeoffs between blocking and non-blocking systems can be made. Block diagrams of both the blocking and non-blocking system are shown in Figures 3 and 4 respectively. It should be pointed out at the outset that while the non-blocking system offers increased system versatility and higher data bandwidths, it does impose the penalties of increased cost and size. An approximate idea of the relative real estate and relative cost of various system configurations (exclusive of interface modules) in both blocking and non-blocking modes is shown in Table 3-1 of the SEM, Phasel report.

The block diagrams (Figure 3 and Figure 4) reveal the major difference between the blocking and non-blocking systems. The blocking system consists of a "dumb" port electronics module with the "smarts" for protocol contained in a single central processor (ONL). On the other hand, the non-blocking system consists of a "dumb" port electronics module and processor (ONL module) for each channel (i.e. distributed processing) each of which is capable of doing 1553 command response or MIL-G-85013(AS) polling-contention protocol routines.

From this discussion, it becomes obvious that a desirable system approach would require that the Port and ONL processor modules be of identical designs for both the blocking and non-blocking modes. In this manner, reconfiguring a system (or designing a new system) would involve a minimum amount of change.

A blocking system would consist of the desired number of Port modules along with a processor module. A non-blocking system would consist of a different number and mix of the identical component modules. System logistics, maintainability and cost would be minimized. Therefore, Telephonics has developed a fully modular GPMS system design. New GPMS systems can be implemented with a suitable mix of the standard GPMS modules. The modular standard GPMS modules will allow blocking systems to be implemented without having to carry the additional size and cost burden of non-blocking capability.

This modular design allows the use of the three unique modules to configure the following systems:

- 1, 2, 3 or 4 Port Non-Blocking
- 1, 2, 3, or 4 Port Blocking
- Remote Terminal
- Stand Alone
- CCU

#### 3.1.5 LSI

#### 3.1.5.1. PORT

estate while simultaneously decreasing maintainability and logistics costs. In the case of standard LSI, reduced costs can sometimes be realized. Custom LSI becomes cost effective only for large volume requirements or where system size requirements dictate its use.

After careful consideration, it was determined that the only area where LSI seemed feasible was the Manchester Encoder/Decoder. A standard CMOS/SOS LSI chip is available from Harris Semiconductor. Analysis of the remaining functions on the Port module revealed that it would be impractical to use present day custom LSI technology for these functions. The remaining functions can be divided into two groups: 1) Standard MSI chips and 2) Random logic SSI chips. Each of the MSI chips has high functional density and, as a consequence, generates a relatively large amount of heat. It was determined that concentrating these functions in an LSI chip would cause a reliability problem due to the large concentration of heat producing elements in such a small volume. This group of chips may lend itself to a custom LSI when the CMOS/SOS technology comes of age. This technology promises to allow high speed operation of CMOS circuits which were previously frequency limited. The CMOS circuits are inherently low power devices. Therefore, CMOS/SOS technology combines high density, high speed and low power. The Harris

Manchester Encoder/Decoder CMOS/SOS LSI is an example of the advantages of this new technology .

#### 3.1.5.2 ONL/OFL

Where possible, standard LSI integrated circuits have been used. The decision against using custom LSI at this time was predicated on the present state of the art in that field. The problem of high heat concentrations reducing reliability has been previously discussed. Again, when CMOS/SOS technology becomes available to the custom LSI market, some of the MSI functions might be effectively condensed into an LSI integrated circuit.

#### 3.1.6 SEM

The developers of current and future aircraft have a need for standard input/output modules for use on avionic equipments.

These modules would simplify maintenance and reduce the initial cost of avionics. Such modules would also provide the basic components necessary to build unique terminals for armament systems, avionics systems, and other special applications. The impact of SEM upon this terminal development would impact future versions of the F-18 and F-16 programs.

The SEM program's prime objective is the definition, design, and packaging study of electronic functions that can be utilized in a variety of applications. Standardization of the GPMS terminal modules for utilization in a wide variety of avionic equipments and armament considerations are important candidates for SEM. Therefore, this study program was initiated to define the GPMS current advanced development multiplex terminal model. In addition, the initial

phase of the program investigated various technologies, packaging concepts and compared all known criteria against such requirements as size, weight, cost, thermal properties, power, reliability, and vulnerability characteristics. A projection of the impact of future technology on the proposed SEM modules was also investigated. A comprehensive analysis was conducted, based on the afore mentioned criteria, to establish optimum SEM designs.

In line with the SEM program objectives an intital analysis of the current GPMS system was conducted. SEM requirements for flexibility, versatility, and applicability to current, as well as, future system applications guided this (ADM) design. Careful attention to systems analysis insured that GPMS - ADM would not only be capable of forming the basic building blocks for all current multiplex Data Bus Systems, but also have the flexibility to satisfy future system requirements. At the conclusion of the design phase, a partition analysis was made to insure that the SEM modules would form "modular" building blocks for avionics system designers. The resulting three GPMS modules meet all the primary requirements of the SEM program.

A detailed discussion of the SEM concept and philosophy may be found by referring to the SEM, Phase I report. SECTION 3.2

THEORY OF OPERATION

#### 3.2.1 BUS CONTROL UNIT (BCU)

Operation of the BCU is described by the flow chart shown in Figure 5.

#### 3.2.2 MULTIPLEX TERMINAL (MT)

The MT is divided into two major functional blocks. They are the "front end" or DT (Data Terminal), which consists of the Port and Processor (CPU) cards, and the Interface Module (IM) section. The DT is the multi-channel communication link with the MUX bus system while the IM's provide the interfaces to the various peripheral devices. The transfer of data and controls between the DT section and each IM is accomplished via a "standard" interface circuit so that each IM is designed with the same circuitry for intra-MT communication. This interface is described in section 3.3.1.

The Port module (card) design is based on the use of the "Harris chip" (HR3209) which is a MOS circuit that performs individual word checks (receive and transmit) to detect sync, count bits check and generate parity, and format conversion. In general, the Port performs the following functions:

- Serial/Parallel Parallel/Serial Data Conversion.
- Word Level Testing i.e. Parity, Manchester Coding... Etc.
- Terminal Address Recognition.
- Processor Interrupt After Valid Command.
- Excess Transmission Turn-Off

The basis of the Processor design is the Advanced Micro Devices AM2901 microprocessor. A unique feature of this device is its microprogrammability. The following excerpt from the AMD Microprogramming Handbook \* succinctly summarizes the operation and advantages of this technique:

"Basically, a microprogrammed machine is one in which a coherent sequence of microinstructions is used to execute various commands required by the machine. If the machine is a computer, each sequence of microinstructions can be made to execute a machine instruction. All of the little elemental tasks performed by the machine in executing the machine instruction are called microinstructions. The storage area for these microinstructions is usually called the microprogram memory.

A microinstruction usually has two primary parts. These are: (1) the definition and control of all elemental micro-operations to be carried out and (2) the definition and control of the address of the next microinstruction to be executed.

The definition of the various micro-operations to be carried out usually includes such things as ALU source operand selection, ALU function, ALU destination, carry control, shift control, interrupt control, data-in and data-out control, and so forth. The definition of the next microinstruction function usually includes identifying the source selection of the next microinstruction address and, in some cases, supplying the actual value of that microinstruction address.

Microprogrammed machines are usually distinguished from non-microprogrammed machines in the following manner. Older, non-microprogrammed machines implemented the control function by using combinations of the sand flip-flops connected in a somewhat random fashion in order to generate the required timing and control signals for the machine. Microprogrammed machines, on the other hand, are normally considered highly ordered and more organized with regard to the control function field. In its simplest definition, a microprogram control unit consists of the microprogram memory and the structure required to determine the address of the next microinstruction".

A2901 chip is a "four bit slice" of a processor. Therefore, two of these chips, in cascade, are used to make up the eight bit processor required for the ADM MT function. Refer to Figure 7. The 2901 is the Arithmetic Logic Unit (ALU), performing the necessary processing functions under the control of 48 bit micro-instructions contained in the "up Control Store" memory. The 2910 (up Program Controller) contains the program counter which advances the up Control Store after each instruction is accomplished. Part of the micro-instruction (5 bits) is fed back to the 2910 to control its mext action on each step (increment or jump).

<sup>\*</sup> AMD Microprogramming Handbook & AM2910 Emulation by John R. Mick & Jim Brick; 2nd Edition; 1977.

Each CPU section operates in either one of two major modes. When not occupied with main MUX line activity the CPU falls back to off-line (OFL) processing, the major task being to scan IM's for service requests and load the Bus Service Request (BSR) File (FIFO) as they occur. This is needed in a polling contention system only. Since OFL activity is non-real-time the hardware used exclusively for this activity is shared by all processors. The (Central) Memory/Timing card contains a PROM which lists the OFL macro-instructions for each CPU.

A macro-instruction is read out of the memory via the IM Data Bus, mapped to a u Control PROM starting location by the Mapping PROM and then steered to the Program Counter in the 2910 which causes the processor to perform the routine. This goes on continuously until an interrupt occurs. An interrupt is generated by the Port as the result of either a command word when operating as a Command Response (CR) system or a poll when functioning in a Polling Contention (PC) configuration.

In the PC mode a match of the Terminal Address field information in a Bus Control Unit (BCU) bus offer causes the Port to generate the Port Interrupt Vector (PIV) word (seven bits) which is converted in the Mapping PROM to the starting address of the Poll Response (ONL) macro. When operating in the CR mode the same type of terminal address match together with Subaddress/Mode and Word Count information is used to generate a PIV containing sufficient intelligence to yield the appropriate macro starting address (in the uP Control Store) and the designation of the

referenced IM when converted in the Mapping PROM. It should be noted that this second type of command word (and resultant PIV) also occurs in the PC mode after a terminal has accepted the offered MUX cable to set up a communication link with a second MT. Some of the distinctive characteristics of the ADM MT and its CPU design are as follows:

- a) Terminal design is modular i.e. many system configurations are possible.
- b) Terminal can be configured as a blocking or nonblocking system.
- c) Manchester protocol can be Command/Response or Polling/Contention.
- d) Processor is micro programmable for flexibility.
- e) Even though high speed is required, power has been minimized using lower power Schottky devices.
- f) Box size has been minimized by use of high density IC's, multilayer boards, and micro processor design techniques.
- g) Software requirements are minimized by having a single processor design and micro level instructions.
- h) High speed u processor capable of bus formatting and IM routines.
- Processor can service more than one Port in a blocking configuration.
- j) Architecture is general purpose.
- k) 2901/2910 offer flexible data and program control.

The Central Memory/Timing module (Mem/Tim) is a single card containing the functions which are shared by all processor sections. Refer to Figure 8. The "Bus Service Request" (BSR) file is a FIFO memory which is used to store the service request flags from the IM's. It is loaded during OFL processing and is used by all CPU's during PC polls for peripheral servicing.

The PROM (1K x 8) stores the OFL macro-instructions which specify the OFL processing for the processors. The RAM (256 x 8) is a temporary scratchpad with miscellaneous functions. The "Reject Reply" register produces a canned cable rejection response when required by one of the CPU's. The "Board Status" register circuit maintains a performance status word (for all boards) which is transmitted on demand.

Communication between the Mem/Tim elements and the CPU's is via the same standard interface used by the IM's and described in section 3.3.1. Summarizing its features we have:

- a) Standard IM Interface
- b) Contains Polling Contention/Dynamic Bus Allocation Bus Service Requests.
- c) Macro instructions are stored in PROM.
- d) RAM provides large scratch pad.
- e) Real time counter for long time outs.
- f) Master clock source for processors.

SECTION 3.3

IM DESIGN

## 3.3.1 DEFINITION OF STANDARD INTERFACE

Information transfer between Data Terminal and IM's.

- Data will be transferred between IM's and DT via the 8 bit data bus, using two 8 bit bytes per message.
- 2) Data Terminal will provide all the control signals to IM's via the 16 bit address bus, plus a Read, Write and VA (Valid Address) control signal. The Read signal is sent by the DT to acquire data from the IM. The Write signal is used to input data to the IM. The Valid Address signal is used to inhibit data and address bus receivers and decoders during address changes in order to prevent excessive switching currents during that time.

#### 3) ADDRESS FORMAT

A15	A11		A7 A6	A0	
E/I	IM ADDRESS	SUB ADDRESS	BYTE	BYTE COUNT	FROM PROC TO IM.

A7 A6

00 - Data Valid

01 - Data Invalid

10 - Status

11 - Command

From diagram, Al5 is external or internal storage i.e.,
IM's and their associated memory are external. On-Line/
Off-Line processor memory is internal. Al4 - A8 is a
a 7 bit message code containing a 4 bit IM address and
35

- a 3 bit sub address. A7 and A6 are used for byte identification as follows:
- 00 = Data Valid which states that the information DT received from the MUX bus is correct with respect to parity and quantity.
- Ol = Data Invalid. This means that the IM has a choice as to whether to disregard the message or possibly generate a character which signifies that an error was present.
- 10 = Status is a request for IM Status (such as IM busy) to be sent from IM on the Data Bus to the DT and then to the MUX bus if A5 is concurrently logic "1". If A5 = logic "0" the status information was only necessary for internal use.

The format of the data bus signal during a Status Request in shown below in two forms:

# A. IM STATUS

"O"
If idle | 1 0 0 0 0 0 0 0 | BYTE 0 | BUSY | From IM to PROC. | when A5 on address bus is logic 0.)

# B. BUS STATUS

The first form is IM Status Request. This occurs when A5 of the address bus is logic 0. The IM then outputs a byte 0, as shown, onto the data bus. This is for internal use only and is transmitted to the MUX bus. The second form occurs when a Bus Status Request (A5 of address bus = logic 1), is made causing the two data bytes as shown above to be outputted by the IM onto the data bus.

11 = When A7 and A6 are 11, this signifies a command.
Used in conjunction with A1 through A5 these commands initiate action in the IM's.

A5 through A1 are used in conjunction with the Byte ID bits to provide byte count in the case where data is being transferred; type of Status (internal or external)p all the different commands for the IM's; and Built In Test Control.

Bit AO determines whether byte 0 or byte 1 of data is being applies to the DB. The first byte transferred, BO, always contains the most significant bits.

U

BYTE ID

/0 | Sample o INT. Add Bus (Sam Bus gene INT. Add MEANS STATUS NEED NOT GO ON Bus (Sam INT add request BYTE 1/BYTE 0 form. MUX BUS (ONLY INT. USE). "1"=SET MUX "0"=CLEAR" LATCH. = PUT BO THEN BI ON DB. 1/0 40 A6 A5 A4 A3 A2 A1 BYTE ID BYTE COUNT "1" TAKE IN ANALOG SIG. ON CHAN. 010. WRITE = SAMPLE CMD. A6 and A7 and A5 and READ = GIVES BIT. CN/OFF A5 A5 ANALOG IM COMMAND READ A8 A7 A6 A/D STATUS A/D COMMAND A7 ANALOG INPUT A8 and A6 and A7 and A9 and A6 and A7 and 010 A15 A14 A13 A12 A11 A10 A9 A8 MESSAGE # CHANNEL XXXX XXXX XXXX # 8 1/0 E/I 1/ From PROC. to IM. 01 - DATA INVLAID 00 - DATA VALID 11 = COMMAND 10 = STATUS

#### 3.3.2 IM DESIGN CONST DERATIONS

#### 3.3.2.1 A/D IM (Refer to Fig. 9)

An investigation of the available A/D converters revealed that accuracy and speed force the price and size upwards. Although A/D converters have become smaller and more economical in recent years, they have not reached the point where it would be practical for each analog channel to have its own A/D converter. Currently, reasonably priced 12 bit A/D converters, in the 2 to \$300 range, are about 2" x 4" x .5" in size. Hybrids are becoming available and are smaller; approximately 1 3/4" x 1 1/8" x 1/4", but still as costly. Thus the decision to use a central A/D board in stead of distributed A/D's was made.

A 12 bit hybrid manufactured by Analog Devices was selected for the Central A/D. Since a variety of DC and AC signals will have to be digitized in the system a sample and hold is necessary to provide the A/D with stable information for a period long enough for A/D conversion. The sample and hold, also manufactured by Analog Devices, was selected to the compatible with the 12 bit A/D. It will be capable of acquiring a time varying or DC signal in 6 usec. to within .01% accuracy. The Aperture Time jitter (uncertainty), ta, is given as 15 nanoseconds. This jitter causes the sample to have amplitude variations, referred to as "aperture error". The definition is:

AE = ta  $\frac{dv}{dt}$  where  $\frac{dv}{dt}$  is the slope of the input signal.

If the input signal is 400 Hz: V = E Sin WT

 $\frac{dv}{dt}$  = EW Cos Wt = EW,

since Cos WT = 1 at the O voltage crossing point which is the fastest rise time of a sine wave.

 $Ae = 15 \times 10^{-9} \times 10 \times 2 \times TT \times 400$ 

 $Ae = 3.769 \times 10^{-4} \quad (0.38 \text{ mv.})$ 

Since  $\frac{1}{2}$  LSB = 2.5mv it is seen that the possible Aperture Error that can occur during the acquisition of a 400 Hz sine wave is negligible .

The A/D board is set up such that the voltage droop that appears on the sample and hold output capacitor will be minimized because the A to D conversion takes place as soon as the "hold" mode of the sample and hold has stabilized. This is desireable because the voltage on the hold capacitor at this time would be within ½ LSB of the input voltage to the sample and hold and therefore provide minimal error in the signal voltage to be converted. Once the conversion is complete the digitized signal is automatically fed to an output latch which is applied to the data bus upon a command.

# 3.3.2.2 ANALOG IM (Refer to Fig. 10)

The analog TM is actually two IM's on the same board. One will be used to channel subscriber equipment signals through an analog multiplexer onto the analog bus which connects to the A/D input.

The other will receive and convert digital information from the data bus to analog values, pass it through a demultiplexer and place the analog information in to hold circuitry long enough to be used by the subscriber to which it was sent.

OP-12 operational amplifiers manufactured by PMI were selected as the channel input buffers. They are configured to receive differential analog signals while at the same time minimizing the effects due to input offset voltage and current. Their input offset voltage is typically 0.4 mv over the full military temperature range which along with other excellent parameters insure minimal error over a wide range of operating temperatures.

The DG 508A multiplexer has a maximum "on" resistance of 500 ohms. The offset error produced by this resistance is dependent on leakage current through the "on" switch into the seven other off switches plus the current into the A/D sample and hold. The leakage current plus the sample and hold input current is approximately 0.8 ua. Therefore the offset voltage due to current flowing through the on resistance of the multiplexer =  $\begin{bmatrix} .5 \times 10^{-6} + .33 \times 10^{-6} \end{bmatrix} \times 500 = .415$  mv. which is much less than  $\frac{1}{2}$  LSB and therefore suitable for this application.

The selection of the D/A converter was based on trade offs between physical size, accuracy, cost, speed and power consumption. The National DA 1200 comes in a dual width DIP package, is low in cost, has a setting time ofless than 2.5 usec, low power consumption and ½ LSB linearity, thereby making it a good choice.

The output of the D/A converter is conditioned through an operational amplifier, demultiplexed through a differential multiplexer and fed to sample and hold storage circuitry. To minimize the gain and offset errors caused by these three series elements, the final output is fed back and compared to the output of the D/A at the input to the operational amplifier. Since the op-amp is configured as a unity gain follower, the final output will closely approximate the D/A output voltage  $\pm$  the op-amp offset error.

## 3.3.2.3 SYNCHRO TO DIGITAL IM (Refer to Fig. 11)

Certain trades offs were considered concerning the decision to "make or buy" the S/D converter. Purchaseable units are available from several sources. They have excellent accuracy and can operate over the full military temperature range. Unfortunately all are costly and physically large. Since the ADM system contains a central A/D board a "make" decision was logical to avoid having redundant functions in the system. In other words, the S/D converter must also make an analog to digital conversion. Using the central A/D in conjunction with simultaneous sampling of the sine and cosine outputs of a Scott-T input, 3 wire, angular information.

An error analysis revealed the necessity of maintaining the sine to cosine ratio throughout the D/S and S/D conversion. Using only cosine information would result in large errors at the "O" crossing point. Using the tangent of the angle (Sine/Cosine) should result in better than 0.1% accuracy.

# 3.3.2.4 UHF - (SERIAL) DATA IM (Refer to Fig. 12)

Data bus and address bus interfaces present low loading to busses because all data bus interfaces are presented through 7833 party line transceivers. No other tri-state devices are connected directly to the data bus from the IM.

Read, Write, and Address enables from the microprocessors are differential for noise cancellation.

Low power Schottky devices are used where possible to lower power consumption while maintaining speed.

Latches which contain frequency data will only be updated during the time when the UHF radio is not requesting this data.

The UHF Radio clocks in the frequency information from the IM at a rate of 800 HZ. There are 24 clock pulses followed by a dead space of 8 clock times. This occurs continuously. The information is held in three 8 bit latches. The 24 clock pulses cause a scan of the latches to occur. This information is fed out serially to the radio. The latches are updated by the computer during the 8 clock time dead space which lasts for about 10 milliseconds. During this same dead time the latches will be read back with the computer for the purposes of BIT. This information can be compared with the data which went to the latches as a test of performance.

# 3.3.2.5 SOSTEL IM (Refer to Fig. 13)

Each Current Source has an address designated by bits Ao to A5 on the computer address bus. Bit Do of the data bus controls the on-off information for the addressed current source. A 'Write' pulse is issued and that current source responds by following Bit Do providing the op code 00 was used on the address bus.

To read a particular current source, one must address that current source and use an op code of "01". A write pulse is then issued which starts a 50 usecond test pulsein all current sources. At the end of the test pulse, the addressed current source is read with the A/D coding circuit.

It is then necessary to issue a read pulse together with a data message. The coded voltage information will then be applied to the data bus so that the computer can absorb it.

The data bit which directs the on-off information is fed back to the computer on the data bus along with the coded voltage information to provide BIT.

# 3.3.2.6 TACAN IM

The original requirement called for an IM to control the AN/ARN-84 TACAN (see Figure 14). At the design briefing Telephonics was directed by NADC to replace this with an IM to drive the discrete controls on the UHF (ARC 159) radio. A block diagram of this latter Interface Module is shown in Figure 15.

SECTION 3.4

SOFTWARE REQUIREMENTS

## 3.4 SOFTWARE REQUIREMENTS

# 3.4.1 INTERNAL PROCESSOR

## 3.4.1.1 FEATURES OF INTERNAL PROCESSOR

- Combined OFL and ONL into one processor (ONL/OFL)
- Only 1 programming language to master
- ONL program fixed.
- OFL changes as IM's change
- User uses macro instruction rather than micro instruction programming.
- Macro instructions increase flexibility
- Use of macro instructions leads to less complex programming requirements.
- Emulation of partial instruction set of popular microprocessors (i.e. 8080 etc.)

# 3.4.1.2 TYPICAL ONL PROGRAMS

- Response to Poll
- · External initiated receive data
- External initiated transmit data
- Internal initiated receive data
- Internal initiated transmit data
- BCIU (Capture)
- Receive No data
- Transmit No data
- Broadcast

# 3.4.1.3 TYPICAL OFL PROGRAMS

- · Power on reset
- Bus service request routines
- Self test routines
- Data manipulation routines

# 3.4.2 SUPPORT

- Hand encoding of microcode (not required by user)
- Possible use of assembler for macro instruction.

SECTION 3.5

BIT

## 3.5 BIT ANALYSIS

#### 3.5.1 PHILOSOPHY

3.5.1.1 ONL/OFL processor will test non processor functions and update terminal flag as required.

3.5.1.2 Computer will test ONL/OFL processor

#### 3.5.2 DESIGN APPROACH

#### 3.5.2.1 TYPES OF TESTING

- a) Computer initiated test of processor
- b) ONL/OFL self test of functions while in progress
- c) ONL/OFL self test of functions using pseudo data.

## 3.5.2.2 TEST ANALYSIS OF FUNCTIONAL GROUPS

#### a) Port

Wrap around test by ONL/OFL processor during normal operation.

# b) ONL/OFL

- Test by external computer
  - Send message
  - Retrieve manipulated message

# c) Central Timing

- PROM's
  - OFL read and compare pseudo data
- Scratch Pad RAM's
  - OFL write and read pseudo data
- Bus service request file
  - ONL/OFL test during normal operation

# d) IM's

- Digital
  - ONL/OFL test during normal operation (wrap around test)
- Analog
  - ONL/OFL test write and read pseudo data

SECTION 3.6

POWER SUPPLY DESIGN

# 3.6 POWER SUPPLY DESIGN

As previously stated switching type power supplies are the most desirable to use in systems having high current and moderately stringent regulation requirements. As seen from the figure 18, the power bus feeds a bridge power oscillator in series with a regulator circuit. The multitapped outputs of the oscillator are full wave rectified and filtered to provide the various low voltage requirements of the ADM system. An isolated output of the power oscillator provides the feedback voltage to control the series regulator, maintaining the output voltages constant, as the load conditions, and input line voltage varies. Power return and system ground are thus kept isolated.

Regulation of from 1-2% on the 5 volt output, and 0.1% on the low current outputs should be achievable using this configuration.

Output short circuit protection is accomplished as follows:

An output short on any supply causes a collapse in the flux field of the power oscillator transformer thereby eliminating the necessary feedback to maintain oscillation. This automatically reduces the output current to a negligible level.

A 50ms storage capacity which enables the power supply to continue normal operation for a 50ms loss of input power, is included in the design.

# 3.6.1 POWER ALLOCATION

	POWER IN WATTS				
BOARD	+5	+15	-12	+15	-15
PORT 1	5.45	4.16	0.6		
PROCESSOR 1	18.0				
PORT 2	5.45	4.16	0.6		
PROCESSOR 2	18.0				
PORT 3	5.45	4.16	0.6		
PROCESSOR 3	18.0				
PORT 4	5.45	4.16	0.6		
PROCESSOR 4	18.0				
A/D IM	2.5			0.06	0.6
ANALOG IM	5.0			1.08	1.02
S/D IM	2.0			0.02	0.165
SOSTEL IM	5.0	1.7			0.33
UHF IM DATA	5.0	.03			.04
UHF DIS IM	5.0	.03			.04
MEM/TIM	6.25				
TOTAL	124.6	18.4	2.4	1.16	2.195

<sup>\*</sup> Two cards.

## 3.6.2 CENTRAL VERSUS DISTRIBUTED

Distributed power supply systems are used primarily when a high degree of regulation at a given point is required. This tends to reduce ground loop problems due to different IR drops on the power lines to each of the system modules.

Using today's technology, highly regulated power supplies are no longer required and the relatively constant nature of logic type loads places the stress on the line regulation capabilities of the supply. In the ADM system almost 90% of the power is consumed by the 5 volt logic. Based on the preceding the decision to go to a central power supply system followed. The most critical voltages, ± 15V used for the A/D converter, will be highly regulated at the central supply. The minimal current requirement of less the 0.2 amps will produce negligible IR drops in the power lines to the A/D thereby making A/D on board regulation unnecessary.

#### 3.6.3 USE OF 270 VOLTS

The use of 270 volt DC power on the aircraft offers many advantages starting from basic power generation and ending with the size and type of component used in the system power supply.

Generation of 270 VDC requires generators which are smaller, lighter and far less complex than equivalent 400 Hz. generators.

Switching to redundant back up power in a DC system is readily accomplished through the use of a diode as compared to far more complex systems required for AC power back up.

The trend in present day technology is toward higher packaging density thereby requiring greater efficiency and smaller volume in power supplies. This has led to the increased use of switching type regulated power supplies which in turn enhance the use of DC input power thereby eliminating the need for input rectification.

SECTION 3.7

MECHANICAL PACKAGING DESIGN

## 3.7.1 BOX DESIGN

The transfer of heat out of the box is the primary problem in the mechanical design. Heat is transferred from the components on each PC card through a metal overlay which is in direct contact with the card clamps mounted to the box walls. The box is of hollow wall construction with Kintex corrugated filler which allows free passage of air to carry the heat from the sidewalls to the outside ambient. As stated in section 2.3 a fan will used to provide the necessary air-flow when the box is to be used at altitudes up to 30,000 feet. Between 30,000 and 70,000 feet (the upper specification limit) the unit will rely on ECS air supplied at the rate of 3.4 #/min/KW.

The package is divided into two major compartments; namely a card area, which occupies approximately two thirds of the box with the remaining third for the power supply. The dividing wall between the two compartments forms a plenum which allows cooling air to flow over the finned, power supply heat sink to which are mounted that unit's high power dissipation components.

The cards plug into connectors on a backplane and signals and power are communicated by front panel mounted connectors as follows:

QTY	# PINS	FUNCTION
1	6	Power
4	98	IM/Peripheral Communication
4	TWINAX	MUX Bus

The backplane will be constructed as a metal-phenolicmetal "sandwich" with one metal plate serving as the five volt
bus and the other as the ground plane. This technique is being used
to ensure the maximum five volt and ground conduction path areas
(minimum resistance) as well as minimizing the inductance presented
to the high frequency signals existent in the box. A drawing
package is included as Appendix 1.

## 3.7.2 PC CARD CONFIGURATION

The printed circuit card dimensions are approximately 5 x 7 with approximately 34 square inches of useful area. Thermal analysis indicates the need for metal overlays on each card to transfer heat generated by the IC's to the air-cooled side-walls via the card guides. A typical card layout is included as part of Appendix 1.

# 3.7.3 WEIGHT ESTIMATE

NAME		WGT. EST. LBS.
Side Walls (2)		3.3
Back Plane (1)		2.45
Backplane Angles (2)	)	.12
Front Panel		.96
Handles (2)		. 32
Connector I/O		. 32
Covers Top & Botton	n	.96
P.S. Estimate		7.00
Large Caps (4)		1.2
Wiring		3.0
PC Cards (19)		7.41
Rear Cover		.28
Card Guides (28)		.90
Misc. Hardware		1.5
	TOTAL -	30 lbs.

# 3.7.4 THERMAL CONSIDERATIONS

A four part thermal analysis was performed which is summarized below. The complete analysis is included as Appendix 2.

#### SUMMARY OF THERMAL ANALYSIS:

Assuming a total of 300 watts dissipated in the box, four analyses were conducted as follows. An ambient air temperature of 71°C was used for the calculations.

a) Using a fan and maintaining the 3/4 ATR box size, what is the maximum operating altitude?

FAN RPM	AIR FLOW(CFM)	TEMP. P.S. H.S. (°C)	MAX.ALT.(FT)
13,000	65	100	30,000
19,000	95	103	50,000
22,500	105	110	55,000

As can be seen from the figures in the table there is very little to be gained in attempting to move from the 19,000 rpm to the 22,500 rpm fan, and, inasmuch as this last is available only as an AC unit its use is ruled out.

b) How much bigger (than 3/4 ATR) must box grow in order to meet the 70,000 foot altitude with all other parameters held constant? An increase of one inch in box width yields the following:

FAN RPM	A IRFLOW (CFM)	TEMP. P.S. H.S. (°C)	MAX,ALT.(FT)
13,000	150	78 (LIM)	S.L.
22,000	175	78 (LIM)	S.L.
22,000	175	105	70,000

The first two conditions listed allow no operation above sea level pressure. Allowing a heat sink temperature of 105°C raises the operating ceiling to 70,000 feet, but the fan required is available with an AC motor only, making it unsuitable for ADM use.

c) Keeping the configuration described in a) what are the allowable power dissipation levels for operation from sea level to 70,000 feet?

FAN CFM	MAX. DISS. (W)
65	116
95	170
105	188

The relatively low (compared to the box design) allowable power levels are a result of the 70,000 foot altitude requirement. Obviously, full spec operation is impossible without some special provisions.

d) Is operation up to an altitude of 70,000 feet possible if 90°F ECS air is supplied at a rate of 3.4 lbs/min/ KW? This portion of the analysis yielded a power supply heat sink temperature of 79°C indicating satisfactory operation.

Therefore, the conclusions were to provide a .050" inch thermal overlay on each PC card, utilize a fan for operation up to 30,000 feet and use aircraft (ECS)  $90^{\circ}$ F forced air for system operation up to 70,000 foot altitude. The fan assembly is detachable from the basic 3/4 ATR box envelope.

SECTION 4.0

RELIABILITY & MAINTAINABILITY

#### 4.1 MTBF

An MTBF for the MT has been calculated using the failure rate data in MIL-HDBK-217B and an Airborne Inhabited,  $50^{\circ}\text{C}$  environment.

Assuming a series reliability model, the resulting calculated MTBF is 2376 hours. Refer to Table 4.1 for the failure rate of each sub-assembly.


While this figure indicates the hardware MTBF of the entire box, it does not accurately reflect the reliability of the design. When operating in the GPMS mode, a failure in the circuitry of one of the four channels (i.e. Port or CPU 1, 2) would not incapacitate the MT, but only shift the load normally handled by that channel to the others. Therefore, throughput rate might be affected, but box operations would continue. Only one of the four port/CPU channels <u>must</u> operate to allow mission success.

There are two areas where a failure would disable the entire box. They are the Power Supply and the Memory/Timing PC board. The design of both the Power Supply and Memory and Timing circuits has taken into account their system criticality and has minimized failures within these functions to the maximum extent possible.

In determining the mission success of the ADM, a reliability model indicated in Figure 4.1 was developed. This model uses a typical I/M (SOSTEL) with a failure rate of 17.28 failures per million hours.

The resulting probability of mission success for a two hour mission is .99991.

The calculated mission success clearly substantiates the actual reliability of the ADM by demonstrating the probabilistic ability to perform the intended function.



68

PART NAME	BOX QTY(n)	$\lambda$ , FAILURE/10 <sup>6</sup> HRS. <b>a</b> Ta = 90°C	nλ
1. Port	4	17.36	69.44
2. CPU-1	4	27	108
3. CPU-2	4	27	108
4. MEM/TIM	1	15.138	15.138
5. SOSTEL IM	1	17.28	17.28
6. S/D IM	1	5.176	5.176
7. Analog IM	1	31.464	31.464
8. UHF Data IM	1	7.462	7.462
9. UHF DIS IM	1	7.462	7.462
10. A/D IM	1	46.84	46.84
11. Power Supply	1	4.57	4.57
	_		420.8

- 1) Items 1 through 10 are P.C. cards.
- 2) MTBF =  $\frac{1}{420.8}$  x  $10^6$  = 2376 hours.

TABLE 4.1

## CALCULATIONS

- 1) For "one of four" operational input parts and CPU  $4p-6p^2+4p^3-p4$ 
  - = 3.9994 5.9982001 + 3.9982003 .9994013
  - = .999999
- 2) Probability of Mission Success

$$= P_1 \cdot P_2 \cdot P_3 \cdot P_4$$

where time (t) - 2 hours

$$P_{2,3,4} = e^{-\lambda t}$$

- $= 0.99999 \times 0.9996 \times .099999 \times 0.99996$
- = 0.9991


#### PART DERATING GUIDELINES

art derating and redundancy considerations are the most significant actors in determining overall system MTBF or Reliability. By decreasing electrical and thermal stresses at the component or part evel, the designer can preserve the inherent reliability of the parts.

Parts shall be selected and derated as listed below:

APACITOR TYPES	MIL SPEC	MINIMUM VOLTAGE DERATING
Ceramic	MIL-C-39014	. 5
ica	MIL-C-39001	. 5
Daper/Film	MIL-C-14157	. 5
Solid Electrolyte	MIL-C-39003	. 5
on-Solid	SHALL NOT BE USED	

5-58



# DERATING FACTOR\*\*

DIODE TYPES	OPEN MTG.	PARAMETER
eneral Purpose, Switching	. 30 . 50 . 50 . 50	Power PIV Surge Current Forward Current
<sup>7</sup> ener	. 30 . 50	Power Forward Current
Reference	. 30 . 50	Power Forward Current

# DERATING FACTOR\*\*

TRANSISTOR TYPES	FACTOR	PARAMETER
eneral Purpose	. 30 . 50 . 60	Power Current Voltage
ower	. 30 . 50 . 60	Power Current Voltage
Switching	. 50 . 50 . 60	Power Current Voltage

## DERATING FACTOR\*\*

MICROCIRCUIT TYPES	OPEN MTG	PARAMETER
Digital	. 80	Fanout/Output Current
	. 75 . 75	Supply Voltage Operating Fre- quency
[].inear	. 80 . 75 . 75	Supply Voltage Output Current Operating Fre- quency

Derating Factor = Maximum Allowable Stress
Rated Stress

#### APPLICATION NOTES

- a. Do not exceed the maximum current rating of the capacitor; series limiting resistors should be utilized for charge/discharge circuits. Ceramic capacitors should be limited to 50 ma charge/discharge currents. Solid tantalum capacitors should employ a 3 ohms/volt series limiting resistor.
- Maximum voltage includes superimposed AC and DC pulse voltages.
- c. Manufacturer's recommendation for ripple currents must be strictly observed. Reverse bias should be prevented in AC applications by application of a sufficient forward DC bias.
- d. Loss of pressurization should not cause the failure of any capacitor, particularly air dielectric types. Circuit manufacturer's notes for additional voltage derating should be consulted.

RESISTOR TYPES	MIL SPEC	MAXIMUM' STRESS RATIO
Composition	MIL-R-39008	. 5
FILM	MIL-R-39017	. 5
FILM	MIL-R-55182	. 5
Wire Wound	MIL-R-39007	. 5

Maximum Allowable Stress
Rated Stress

#### APPLICATION NOTES

- a. Voltage shall not exceed 80% of the manufacturer's rating.
- b. If power resistors are mounted in proximity the maximum power dissipation shall be reduced by 20%.

## APPLICATION NOTE

Transient protection must be provided for integrated circuits. Power derating shall be achieved by means of appropriate fan-in, fan-out and loading.

GENERIC TYPE		MAXIMUM HOT-SPOT TEMPERATURE RISE
U	MIL-T-27	30°C
П	Class S	40°C
L	Т	35°C

## APPLICATION NOTE

Si rounding components must not be heated beyond their specified operational temperatures.

#### 4.3 SUBSYSTEM FAULT HAZARD ANALYSIS

#### 4.3.1 INTRODUCTION

This document is a preliminary submittal of the Subsystem Fault Hazard Analysis for The ADM.

#### 4.3.2 PURPOSE

The purpose in performing the Ss/HA is to identify and minimize, or eliminate where possible potential hazards to the safety of the ADM and its operating personnel. This analysis has been performed in accordance with the process described in MIL-STD-882. Formats and Steps (I, II and III, IV) of MIL-STD-882 are used.

#### 4.3.3 ANALYSIS PROCEDURE AND RESULTS

#### A. PROCEDURE

The preliminary analysis was prepared to the second tier subsystem level. The block diagram on page 78 is the Ss/HA summary sheet and shows the ADM as the first time subsystem.

The ADM was subdivided into two second tier subsystems by WRA which comprise the second tier subsystem.

The potential hazards to the ADM and operating personnel in each mission phase were then listed and the system features designed to protect against each hazard were carefully evaluated. Check lists are being completed for all applicable hazards. Finally, each potential hazard was categorized as to severity to the system.

#### B. RESULTS

As can be seen from Table 4.3-2 there are no potential hazards with a hazard severity greater than Category II.

The severity category assigned to each potential hazard reflects the Telephonics design concept for the ADM. Typically, the use of flame retardent materials throughout the subsystem as well as limiting the ability of the power supplies to furnish current into a short circuit reduces the hazard to a category 1 severity.


The potential electrical hazard to personnel during ground operation has been similarly controlled by design. All contacts and terminals having potentials in excess of 70V RMS will have barriers provided to prevent accidental contact by personnel. In addition such terminals will be identified and marked. This potential hazard can be controlled provided operating personnel exercise reasonable caution and observe the precautions designed

by Telephonics. Therefore, the potential electrical hazard to personnel has been designated Category II.

The interim Hazard Analysis submission will be submitted using the sub-system Hazard Analysis Form which is attached.

Hazard Analysis Consideration Checklist was used with the following protective measures taken:

- 1. Protection of personnel from shock hazards by grounding external conducting paths, protecting and labeling internal high voltage points.
- 2. Protection against handling hazards by rounding corners and edges and controlling exterior surface temperatures.
- 3. Provide crash safety by providing mounting withstanding 30G loads.
- 4. Prevention of internal failure damage by over-voltage and over-current protection in power supply.
- 5. Fail safe circuit design such that circuit failure does not overload power supply.
- 6. Component packaging is in accordance with level A of MIL-STD-794.
- 7. Training pertaining to safe maintenance of the system is conducted to all personnel responsible with system maintenance.
- 8. Resistance to mechanical shock damage.
- 9. System environmental constraints.
- 10. Protection against fire/explosion by usage of flame retardant materials and internally protected power supply.
- 11. Prevention of external failure propagation by protection of input power lines and I/O signals buffering.



BLOCK DIAGRAM
COMPONENT HAZARD ANALYSIS

V			
0			
U			
PROPAGATION PRICHE	I	I	1
LIES/EXPLOSICU	1	1	1
CONSTRAINTS SYSTEM ENVIRONMENTAL	I.	1	1
SHOCK	1	1	1
BEZIZTANCE TO TRANSIENTS POWER LIKE	1	1	1
TRAINING PERTAINING TO YE	1	1	
STORAGE BERTALNING TO	I	1	
DESIGNS LAIT SAFE	H	I	I.
INTERNAL FALLURE	1	1	1
			н
HAZARD SAFETY	н	I	11
HANDLING SHOCK HAZARD BERSONNEL	H	11	1
144460333		a1	al
6		ton	ton
U	9	rat	rat
75	nanc	ď	Flight Operational
L =	ntei	pun	ght
STAND HOTSTM	Maintenance	Ground Operational	F11
T 88		-:	
n		, .,	, .,

HAZARD LEVELS

Category I Negligible - Will not result in personnel injury or system damage.

Can be counteracted or controlled without injury to personnel or major subsystem damage. Category II Marginal

Will cause personnel injury or major system damage or will require immediate corrective action for personnel or system survival . Category III Critical

Caregory IV Catastrophic - Will cause death or severe injury to personnel or system loss.

HAZARD ANALYSIS CONSIDERATION CHECK LIST

TABLE 4.3-2

#### 4.4 MAINTAINABILITY

- Designed for maintenance at organizational, intermediate and depot levels as defined in OP NAVINST 4790.2A
- Repair at organizational level will be limited to simple removal of WRA.
- Repair at intermediate level shall be simple replacement of SRA's
- SRA's and WRA's shall be removed with no special tool and with minimum time.
- MTTR calculation
- Continual design review to insure conformance with calculations and design goals.
- Corrective action implementation
- Trade Studies
- Comparison of allocated repair times with actual repairs.

SECTION 5.0

TEST & SUPPORT

Figure 20 illustrates the test set-up to be used to support and demonstrate ADM system operation. All required software and hardware (other than that marked "GFE") will be made available by Telephonics.

SECTION 6.0

RECOMMENDATIONS

### 6.1 TEST/CONTROL PANEL

Figure 21 illustrates the control and display panel of a proposed ADM system support device which would aid in operation and trouble-shooting. A full proposal will be submitted under separate cover.

#### 6.2 INCORPORATE BCU FUNCTION IN MT

In an effort to concentrate the design, fabrication and test efforts in the more fruitful area (that of the MT) Telephonics recommends eliminating the fabrication of a separate BCU with the function included in the MT software. See figure 22 for the block diagram and flow chart.

APPENDIX 1

DRAWING PACKAGE

APPENDIX 2

THERMAL ANALYSIS

1. FAN INLET TEMP AS A FUNCTION OF ALTITUDE & CEM

$$Q = \omega c \rho 60 (T_F - T \infty)$$

$$Q = \rho C F M c \rho 60 (T_F - T \infty) = 300 where x 3.413 = (023.9 BW)$$

$$P = 2.7 \times P \quad 100$$

$$T_{\infty} = A M B TEMP, or$$

WITH 
$$P = \frac{2.7 \times P}{T_F}$$
,  $10/43$ 
 $Q = \frac{2.7P}{T_F} C_{FM} 14.4 (T_F - T_{\infty})$ 
 $T_{\infty} = A_{MB} T_{SMP}$ , or

 $T_{F} = F_{AN} INLET$ , or

 $T_{F} = T_{CFM} 14.4 (T_{F} - T_{\infty})$ 

$$\frac{T_{00}}{T_{F}} = 1 - \frac{Q}{2.7 \text{ pcFM 14.4}}$$

$$\frac{T_{00}}{T_{F}} = 1 - \frac{1023.9}{2.7 \times 14.4 \text{ pcFM}} = 1 - \frac{26.3}{P \text{ cpm}}, \frac{P}{Q}$$

At s.c., 
$$P = 14.7$$
 prio of  $T_{\infty} = 71\% = 620\%$  R

 $\frac{T_{\infty}}{T_{\text{F}}} = 1 - \frac{1.79}{C_{\text{FM}}}$ ,  $\% / \% / \%$ 

CFM 50 100 150 200

$$T_{\infty/F}$$
 .964 .982 .988 .991

 $T_{F,\infty}$  .643 .631.3 .627.5 .625.6

°C | 83.9 77.4 75.3 74.2

 $T_{F}$  .7 $\infty$  (%) 12.9 6.4 4.3 3.2

At  $z_{\infty}$  ,  $P = 0.646$  pgia  $\sqrt[4]{T_{\infty}} = 10^{\infty} = 510^{\circ}$  R

CFM 50 100 150 200

$$T_{0}/T_{F}$$
 .186 .393 .729 .796

 $T_{F}, 02$  — 186 .360 .100 640.3

 $02$  — 204.6 115.5 82.4

 $T_{F}-T_{0}$  ( $02$ ) — 194.6 105.5 72.4


At 50K  $P = 1.68$  psia  $T_{0} = 35^{\circ}C = 555^{\circ}C$ 
 $T_{0}/T_{F}$  .687 .844 .896 .922

 $T_{F}, 02$  .687 .844 .896 .922

 $T_{F}, 02$  .807.9 658. 69.7 602.1

 $T_{F}, 02$  .807.9 658. 69.7 602.1

 $T_{F}, 02$  .90 140.5 57.2 35.9 26.2



AT TOK,

AT 70K,

IF FAN INCET TEMP RECOURSED CFM

15 LIMITED TO (E)

AT FAN INCET

193.0

100'C

170.0

125'C

AT 90K,

85°C 114.0

100-6

125°2 79.0

0


0

# BASED ON BOOWART LOAD

TOR PUPPOSES OF DESIGN TRACE- OFF, COMMINER FIN HEIGHT = 0.375"

DESIGN a ... INTERNAL FAN , MAY ALTINDE? @ 300 WARS

(.006"TCK) FPI	FFAT	HTAT	DHYD
6	.00247	.045	.0197
10	,20241	.065	.0125
12	.००२३७५	.075	.0106
	(FT2/in)	( PT/ (u)	(A.)



CFM/ = 
$$\frac{100}{100}$$
  $\frac{100}{100}$   $\frac{100}{$ 

ALFWY GIOE - SOCEM 75 CFM 100CFM

$$\left( \frac{HTA}{FFA} \right)_{CAPD} = 0.226 \left( \frac{HTA}{FFA} \right)_{CAPD} \times \left( \frac{CAPD}{FFA} \right$$

2.0 3.9 6.5 "H20

NOTE: TRY DOUBLE DECKER, I.e. 2 PASSAGES = 2x.375=0.75"

FFA = 6.3 x .002375 x 2 = .03 fz/wmc = 4.3 m²/wmc HTA = 10.4 FT2

0.11 .01

HOTE: TRY 8 FPI ... SINGLE PASSAGE

FFA = .00244 × 6.3 = .0154 FT2 = 2.22 WZ HTA = .055 × 6.3 × 11.0 = 3.81 FT2

CFM, - 50 75 100

Re 3290. 4935 6580

J .0039 .0037 .0035

$$f$$
 .0125 .011 .0098

 $h = J(.0635) CFM, 60x.24 = 75.35 J CFM, 60x.24$ 
 $h = 14.7 20.9 26.4$ 

14 0.84 0.99 0.76


	50.	75.	100.
hy HTA	47.	62.9	76.4
ως <del>6</del> 0	45.7	68.6	91.4
UTN	(.03	.92	0.84
	0.64	.60	0.57
1 1 45, 2c	76.3	74.8	74.0
+ HTA/FFA	3.1	2.7	2.4
(TSP) CARD, "HID	1.4	2.8	4.5
SECTION			

NOTE: TRY DOUBLE DECKER, I.E. 2 PASSAGES

FFA = .0308 FT = 4.44 in L HTA = 7.62 FT L

Re = 32.9 CFMs

CFMs -	50	15	100
Re	1645	2468	3290
j	.0055	.0043	.004
	.018	.0145	.0125
fh	10.4	12.2	15.1
1/4	.67	.64	0.59
hy HTA	53.1	59.5	67.9
NZ	1.16	0.87	.74
ን	0.69	0.58	0.52
THS, °C	75.9	75.	74.3
f HTA/FFA	4.45	3.6	3.1
(VSP) CARD	0.51	.94	1.4



# DETERMINE EFFECTIVENESS MAP FOR SINGLE PRESIDE 0.375" HIGH FIN DESIGN ... BEPI

MAY SYSTEM FLOW RATE ... 8.0 16/min .. MAY FLOW PER COLD PLATE . . 4.016/min


CAPD ASSY 3 4 10/min 1 2 FLOW COLD PLATE Re= w 60x.0125 = 1036.2w .047 .0154 Re 1036 2072 3109. 4145. j .0067 .0046 .0040 .0038 .0255 .0155 .0130 .0115 h= 1 w60(.24) = 1186.6 jw .0154 .188 h 7.95 10.9 14.2 18.0 Yf. 0.91 0.88 0.85 0.82 hHTA H 27.6 36.5 46. 56.2 14.4 28.8 43.2 57.6 0000 1.27 0.48 · NTU 1.92 1.06 0.85 0.72 .66 0.62 DTML = 1.9×165, 00 5.4 STMR, 2 21.8 10.9 7.3 ATH +

3.8


3.2

6.3

2.8



## POWER SUPPLY ...



P/S HEAT SINK ... SINGLE PASSAGE (8FPI)

HTA = .055 x 6.3 x 3.2 = 1.11 FCL FFA = .00246 6.3 = .0154FCL = 2.22

w -	1.0	2.0	3.0	4-0
HTLA H =	8.0	10.6	13.4	16.4
w160	14.4	28.8	43.2	57.6
4	0.43	0.31	0.27	0.25

FITA 1.8 1.1 0.93 0.81

SYSTEM TOTAL PRESSURE DROP ....

FRICTION .. fHTA 8.1 4.9 4.1 3.6

HEADS ...

0.5 05 0.5 0.5 0.5 0.5 0.5 0.5 1.0 (.0 1.0 1.0 Expansion 6.9 6.1 5.6 10.1 TOTAL

(FOR PRECIMINARY ESTIMATE, IGNORE TO CORRECTION OF SEA CENSE)

Consider GLORE MOTOR FAN VAX-3-8D C-5240
28 ULTS, 13000 RPM 42 WAS DIA=3" L=3%"

© OTS INFGS

A-	CFM	SP, "the	APQ.0635
	63 mm	1.6	1.35
	80	1.25	1.06
	90	1.0	085
	100	0.5	0.42
	1199	0.0	0,0

Consider quare monor family) 2 parameter connected STAX-3-00 27 mms (1900 rpm 96.4 mms/mm DIA=3" L\*3.6" C-5259

B - CFM/pm 4P "Huo BPO.0635


MTE: 2.7mms 80 5.0 4.2

90 3.7 3.1

100 0 0.0

# AYIMM 3 341) 5 PLUS INVERTER (DC?) 22,500 PPM POWER ~ 195 WARS

C - CFM 6P "Has 6P .0635 100 37 3.1 125 2.5 2.1 150 0.7 0.6



WITH VAX-3-BD FAN, 65 CFM

Q 5.L. ω= .0635 x 65 = 4.1 lb/min ωr = ω = 2.05 lb/min

: 7 = 0.71

THS = 71 + 19×165/2 = 78.5°C

TAREIN 8/5 = 71+5.3 = 76.3 %.

9 20514/mm, 1/8/5 = 0.3

Tole = 76.3 + 1.9x 135 = 90.8

Ters = 76.3 + 1.9x 135 = 90.8 °C

9 50K THRINTO - 150°C UNACCEPTABLE

 $\frac{T_{\infty}}{T_{\rm F}} = 1 - \frac{1023.9}{2.7 \times 14.4 \times 4.36 \times 65} = .907$ 

To= 56.5% = 133.7 F = 593.7 °R

TF = 654.6°R = 90.3°C

9 = 2.7 × 4.36 = .018 14/43

: Wy . . 018 x 65= 1.17 18/min

Wy = 0.585 2 .59 16/min

TARINOYS = 75.1%

MAY ALLOW ASIE FOR THIS FIRM IS 85°C

.: THIS FAM IS LIMITED TO APPX 30,000 FT

A SPECIAL UNDER WINDING PERMITS 100% TRUMP!!

WITH 2 PARKUEL STAX-3-DC (OR CONTINUENT SUCKAS, WORKERS WITH)

95 CFM MINIMUM

THIS EPH SET PERMITS OPERATION TO GOK

HOTE: IF FAN LIPE IS ACCEPTABLE, SYSTEM CAN GO TO STOK

0 00K, TEAM = 99°C = 6702°R

Spen = 2.7 v 1.68 = . 0068 10/63

WT = .000 × 95 = 0. 646 10/min

Wg = . 323 15/min

= 0.95

7 = 0.8

THS = 35+ 1.9×1/5 = 70.5°C

TMR IN #5 = 68.7 °C

THS 1/5 = 687+ 1.9x135 = 103.2°C ex

WITH 1 AXIMHY 3 34135 (PWS INVERTER ? )
CEM = 105.

0 50 K, TFM INIET = 90% = 6540R

PAN INCET = . 0069 10/43

WT= 105 x .0069 = 0.725 16/min

7 = 0.77

 $T_{HS} = 35 + 1.9 \times 165 = 66.6 ^{\circ}C$ CHEN .725 ×14.4 x .95

TMRIN 0/5 = 35+ 1.9×165 = 65°C

THS = 65 + 1.9 × 135 = 97°C 125 × 14.4 × .77

IT APPEARS THAT AT 55K, POWER SUPPLY HEAT IS APPK 110°6!

AS HEAT SINK SHOULD NOT EXCEED THIS ... IN FACT SHOULD

שישודבה דם ושינ!

DETERMINE MAK ALLOWAGE MENT DISSIPATION ....

1st CRITERIA (BEFORE ESTABLISHING ELECTRONIC PART TEMP)
15 LIMITING WAX AIR TELL TO FAN INCET ....

STEP 1 ... ESTABLISH ALTITUDE CRITCHIA POR INLET FAN TEMP

ALTITUDE TOO P REL MIL-E-5400 CLASS 2 CURLEA (1000 PT) & / \*R (P4LQ)

30K 56.5 /593.7 4.36

40K 47.0/576.6 2.72

50K 35.0/555. 1.68

60K 23.5/534.3 1.04

70K 10.0/510. 0.65


4	
1	<b>BEENN</b>

ALTITUDE	(mmx 0 65cFM	(WAGES)	QUANTO 105 CPM
3016	257.	376.	46.
40K	214.	313.	346.
φx	174	۲54.	281.
60X	132.	193.	213.
TOK	101.	148	164.

## AT TF < 100% = 67202

ALTI NOSE	QUIN O 6 STEM	Quest o 95 cfu	Pany 0 105 cam
30L	376.	950.	608
40K	286.	418.	462
SOL	217.	317.	350
bok	158.	231.	255.
70K	116	170	188.

AT 65 CFM FLOW, QMAX = 101 WAGE TF = 85°C Pr = 2.7 × 0.65 = 00272 16/A3 9 70K WT = 65 x .00272 = . 177 16/min Ws = .088+ 16/min ( = .995 1 - .95 CHO: .55×10(=55.60 QNG = 45.4 w Tempo may = 10+ 1.9x55.6 = 51.74 177 x144 x995 TME IN 2/5 = 51.4°C Tre = 51.4+ 1.9 x45.4 = 87°C .177 x14.4 x.95 65 CFM, QMMx = 116 WMS & TE=100°C AT P= 27 x 0.65/672 = .00261 16/85 Wg = 65 x .00261/2 = .085 16/min Tomomay ~ 1.0 1 P/s = .95 Temen may = 10+ 1.9×(16×0.55) = 59.5% THO 0/5 = \$9.5 + 1.9(116x.45) = 102.12 .17 x 14.4 x. 95



THEREFORE, WITH CRITERIA LIVETING P/S HEMT SINK TO 100°C MAY, THE MUNHAGE DISSIPATION LEVELS,

65 CFM Quay = 116 was

95 CFCM

Qum = 170 was

105 CFEM Quex = 188 WATS

AT MANE LEVELS, SYSTEM OFERATION CAN GO TO JOK MT.

IN ORDER TO DESIGN CHASIS FOR A "REMONABLE"


NOISE LEVEL FAN ... BACK PRESSURE MUST BE MINIZED !!

.. Consider a DOUBLE DECK (I.E. 2 PASSAGES OF 0.5"HIGH


FIN ON EACH SIDE WALL)

Consider FIN HEIGHT = 0.5"

FIN THICKNES = 0.008" TO 0.01"



of



HTAJ = 0.16 FT / III } FOR 1" HIGH FIN (OR 2 0.5" HIGH FINS)

DHYD ? . DI 32 FT

HFA = .00544 × 6.3 = .04057 FT = 5.84 int HTA = .16 × 6.3 × 11 = 11.09 FTL CARD MAY

HTA 85 - .16 × 5.25 × 6.3 = 5.29 FT2

HTA - .16 x 3.25 × 6.3 = 3.276 FT2

Re = (.0635 x CFM,) 60 x .0132 = 26.4 CFMs

100 75 50 CFM, Re 2638 1978. 1319. ,00357 .00366 .00391 1 510. .013 016 h= j (.0635 CFMs)60 x.24 = 28.6j CFMs, 800 .788 .04057 10.2 h, 7.9 5.6 0.67 0.62 0.73 70.1 HITAY 45.3 58.7 91.44 68.58 45.72 n360 0.77 0.86 UTH .99 0.53 0.58 0.63 creo my 4.57=2.29 1.71 ATHE CALOMY , 2 6.86 = 3.43 @ SEALENER THE CARD MAY 74.22 74.92 76.4%

	(f HTA) CARD MAY	90 4.37	75 3. 55	3.2 <b>8</b>
	Imp in 2/5 , "L	74.4	73.3	12.7
(915)	h HTA Y+ NTO	21.6 0.47 0.38	28.0 .41 0.34	33.5 .37 .031
	Alms P/s , ec	2.8	1,9	1.4
	Tus 1/5,2	81.8	18.9	17.2
	( + HTA PA	2.09	1.7	1,56
	( + HTA ) CAMPY	1.29	1.05	0.97
	Z (futh )	7.75	6.3	5.8
	TSP fermon, "Hro	0.52	0.95	(55
	الحدود المعدة ودوه المدان	(.5		
	TSP correless, "How	0.1	0. 23	0.4
	TSP SYSTEM, "HEW	0.62	1.18	1.95

(,

1

[

1

0

T ~ .0635 = .83

CFM . 50 75 100 CFM PINL 200 100 150 SP= TAP ,"HO 0.75 1.42 2.35 ه جمه دددر;

GLUSSE FAN VAX-4.5-GR C-5404

12M = 8000 , VOLTAGE 1154 O.C. (Terms round)


INPUT POWER = 207 WARS

DIA = 4.8" n: A(fumae) = 5.75" LENGTH = 6.4"

880 275 SPOURS CFM 195 1.8 1.53 1.75 1.45 210 1.40 1.19 240 ( "HZD) ("4 LO)

PROPIMAX 3 Kotten, 34115 2000 ces and 400 Hz 10 PUT HOWER - 80 WAS 22,500 RPM 6000 HRY LINE @ 100% FAW

> DP 0635 SPO OS CFM 2.4 2.04 150 1.8 1.53 175 1.0 0.85 200 "Hwo "40



## SINGLE PASSAGE (.375") DESIGN

FLW ~100 (PM

I" HIGH MENGON , FLOW ~ 170 CFM

ECS FLOW

AT TAR EXHAUST = 160°F, MANO

THEIN	w, 16/min	16/min. Kw
٥٠٤ (١٦.٦٠٤)	0.44	1.47
50°F (10°C)	0.65	2.17
90'F (322'4)	1.02	3.40
125°F (51.7°C)	2.03	6.77

AT 900F INLET AIR + 1.02 10(min (TOTA FLOW)

CARD MAY

CARD MAY

0 0.5114/min

1 P/5 = 0.67

TCARD MAY = 90°F + 60 3.413 × 165 = (31.7°F (55.4°C)

[MRIN 8/5 = 128.3 . F

TAS = 128.3 + 3.413 × 135 = 175.1°F (79.5°C)

@ 1.02 14min Top ~ 0.2"Hzo

PC BUHLD ... 10 WARS MAXIMUM

PC BOARD RISE AROUE } STMAX = 1.9 Qa , oc CARD EDGE & AROUE }

 $\Delta T_{\text{mark}} = \frac{29.4}{K + (\% \text{ conserve})}$ 

WITH LOK-THINER CLIPS ... ~ 15°C. INCh \_ \_ 2.6°dw

WITH "WERGE" LUCES CAN LIMIT CLIP RICE TO 2°C

MAY CARD RIGE ABOVE COLD PLATE TEMP ....

BEST

PC BD RISE WITH 50MIL ALUMIN OVERLINY... 11.8°C UNCOSE WITH 50MIL ALUMIN OVERLINY... 2.0°C SPREADING GRADIENT AT COLI) PLATE WALL... 2.0°C (NOTE: DIPS ARE INTIMME CONTACT WITH OVERLAY) 15.8°C ~ 16°C

OHE PC DAWO!


Top MTG = TCARD + 16, or "WENCE LORKES"

SUSF TEND HEATT SINK

This wing - Token many + 27, " ( "LOK TAINEL"

APPENDIX 3

ILLUSTRATIONS



OPTIONAL









FIG. 2 GENERAL PURPOSE MULTIPLEX TERMINAL






























môco


2







































CS






FIG. 22 ADM TERMINAL PP AS A BCU/ONL/OFL